Abstract-A comprehensive analysis of energy consumption for voltage-mode multilevel signals on a nanometer-technology bus is presented. A transition-dependent model is used which allows simplified calculation of the energy consumption. The accuracy of the approach is demonstrated using circuit simulations of three different electrical models of the bus, namely, lumped-, distributed-, and distributednetworks. We also verify that bus energy consumption is independent of driver resistance, as predicted by the model. Finally, we present a comparative analysis of power consumption for multilevel and binary buses.
I. INTRODUCTION

I
NTERCONNECT design and signaling methods play an important role in modern VLSI systems by providing a communication medium between distant points having low latency, small energy consumption, and robustness against noise. An important figure of merit for monolithic buses is the energy consumption [1] , which is a function of the bus topology, technology parameters, and signaling methods used.
One way to achieve high-speed signaling over a long wire is to partition it into -segments [2] , [3] . This solution requires the insertion of repeaters which come at the expense of a substantial increase in power consumption because of the additional capacitance to be charged as well as the current leaked by the repeaters. It has been shown that the number of repeaters increases exponentially with technology scaling, and it is estimated that there may be on the order of 700 000 repeaters in a 70-nm processor, consuming about 60 watts of power [4] . From a design perspective, inserting these repeaters also require a large amount of silicon area and reduce the interconnect density and routability [4] , [5] .
Another technique for providing high-performance interconnects is by using a multilevel-signaling scheme [2] , [6] , [20] . Multilevel signaling is a technique that transmits data with more than two distinct current or voltage levels on a wire. Such multilevel-signaling schemes are known as -PAM (pulse amplitude modulation), in which each symbol corresponds to one of distinct amplitude or intensity levels so that each symbol carries bits of information. Multilevel signaling may be advantageous in band-limited channels having high signal-to-noise ratios, area/pin limited systems, and asynchronous systems for self-clocking purposes and for embedding error-correction codes [20] , [29] - [31] . On-chip multilevel signaling can be viewed as a bus-multiplexing scheme [7] utilizing low-swing signaling techniques [8] .
The purpose of this paper is to present and verify an accurate and computationally efficient transition energy model for multilevel signaling in nanometer-technology buses. It significantly extends our previous preliminary results [6] , [23] . Limiting assumptions in the previous work have been removed to provide more accurate results. Many additional model details and verification results are provided. In particular, we present an extensive set of simulation results to determine the accuracy of the model. We also give a comparative statistical analysis based on activity factors [28] to demonstrate the dynamic power savings which can be achieved with multilevel buses. The model provides a quick and accurate estimation of energy consumption for multilevel buses, and the expressions are simple and compact for use with computer-aided design tools. However, the model does not capture timing information, so it cannot be used for driver-sizing purposes.
This paper is organized as follows. First, a general system description of a multilevel-signaling scheme on a nanometer bus is presented in Section II. Then, the multilevel-signal transition energy model is described in Section III. In Section IV, we verify the model by comparing its results with those obtained from circuit simulations. In Section V, we present a comparative analysis of average bus power consumption for binary and multilevel buses. Finally, our conclusions are given in Section VI.
II. MULTILEVEL-SIGNALING SYSTEM
In this section, we describe an on-chip multilevel-signaling system, which is composed of drivers, the bus, and receivers.
A. Multilevel-Signaling Scheme
Multilevel-signaling schemes can be divided into two categories: current-mode and voltage-mode schemes. For example, [2] employs a current-mode technique, while [6] operates in voltage-mode. The common idea of these schemes is to transmit more than two logic values on a single wire by using a set of discrete current or voltage levels. In the current-mode scheme, the interconnect line is terminated by a low-impedance receiver, and the signal (current) transmitted is sensed by a bank of current-mirror comparators. As a result of the low-impedance termination at the receiver, reduced voltage swings are achieved, thus reducing the time it takes to charge and discharge the capacitance. However, this low-impedance termination leads to static power consumption. On the other hand, in the voltage-mode scheme, the wire is terminated by a high-impedance receiver, 1549-8328/$26.00 © 2010 IEEE Fig. 1 . Example signaling system composed of a four-level driver, wire, and receiver. and the signal (voltage) transmitted is compared with a series of voltage references. In this system, a reduced voltage swing is achieved by partitioning the supply voltage into multiple voltage levels. This scheme is very appealing as it can achieve high performance with very low static power consumption. In this paper, we will focus on models for voltage-mode signaling.
B. Driver-Bus Wire-Receiver Model
Previous works illustrating the design of drivers and receivers for the multilevel voltage-mode scheme have appeared in recent years [13] , [14] . Generally, the driver circuit is designed using pass-transistor-logic (PTL) connecting supply voltages to the interconnect wire, while the receiver is composed of a set of comparators and reference voltages (either internal or external supply voltages). Fig. 1 shows an example of a multilevel-signaling system for a single wire, which is composed of a driver, wire, and receiver. To represent a multilevel bus, this structure can be replicated times, where is the number of wires in the bus, and by including coupling between the wires. Models for bus wires in a nanometer technology are given in [9] - [12] . The wires are assumed to be distributed, lossy, and capacitively and inductively coupled (i.e., a distributedsystem). In this paper, we use a four-level signaling scheme as a representative example. The driver is modeled as a switch connecting the wire to one of the supply voltages ( , , and ), or to ground through resistors. This is an established model for CMOS drivers [10] , [28] and for PTL circuits [32] . Despite its simplicity, it has been shown to be appropriate for modeling dynamic power [10] , [35] .
The resistors , , , and model the PTL conducting paths in the transmitter circuit. Their values can be arbitrary functions of time, not necessarily the on-resistances of the transistors in their linear region [10] . The switch connects to one of these resistors depending on the symbol to be transmitted, i.e., on the desired final voltage value on the wire: , , , or . The capacitances and are the parasitic capacitance at the output of the driver and parasitic capacitance at the input of the receiver, respectively.
In Fig. 1 , the current drawn by the driver from the three voltage supplies are denoted by , , and . Finally, the driver and the receiver are linked by a wire of length modeled as a distributedline.
III. MULTILEVEL TRANSITION ENERGY MODEL
In this section, we will present the transition energy model for multilevel signals. First, previous work on energy estimation for binary and multilevel signals is presented. Then, simple closed-form expressions for multilevel-signal transition energy due to "self-transition"-charging of the self-capacitance and "coupling-transition"-charging of the coupling capacitance are shown. Associated tables of energy-consumption factors for all possible self-and coupling-transitions in a four-level signaling scheme are also given.
A. Previous Work
Early work on interconnect energy estimation in the binary signaling domain models each bus wire as simple lumped grounded capacitor [15] . However, in nanometer technology, this model is not accurate because it does not capture important aspects of technology scaling. In the nanometer regime, the bus wires are distributed elements which are capacitively and inductively coupled to each other [9] - [12] . Omission of these factors may result in significant errors [14] .
In order to properly account for these effects, [17] and [32] use a distributedwire model, while [18] and [19] develop energy estimation of a transmission-line model for a single-wire configuration. On the other hand, works in [10] and [16] estimate the bus transition energy with a distributedwire model. In [18] , a closed-form expression for the transition energy considering underdamped and overdamped cases in an circuit is proposed. In [10] , a steady-state analysis is used to obtain closed-form expressions for transition energy. Reference [16] proposes using a table lookup technique with energy results from SPICE simulations for each possible transition in a three-wire bus.
While the aforementioned works deal with binary signals, [6] , [20] and [23] proposed bus energy estimation techniques for multilevel signals. The energy estimation model proposed in [20] uses three-level signals while [6] and [23] consider fourlevel signals.
In this paper, we present a general model for the energy consumption due to multilevel-signal transitions on an on-chip, nanometer-technology bus. Closed-form expressions are given which are general and which can be used efficiently in multilevel-signal energy estimation applications. Fig. 2 shows the system configuration for driving four-level signals onto a bus. As can be seen in the figure, the bus wire is represented by a capacitive network consisting of the self-capacitance and coupling capacitance between adjacent wires. This capacitive network is a well-known structure for energy estimation in the binary-signal domain [10] . Simplifications based on observations and reasonable assumptions have been applied to a general distributednetwork in order to arrive at this simplified energy-equivalent bus model, as described next.
B. Driver and Bus Model for Energy Estimation
Using frequency-domain analysis, it is formally proven in [18] that the energy delivered by the supply voltage to a single wire modeled by a distributedcircuit in steady state is equivalent to the energy delivered to the low-frequency component of that circuit, i.e., the capacitor. Similarly, in [10] , it is stated that the -network is equivalent to an all-capacitive circuit for energy estimation purposes if sufficient time is given for steady-state values to be established. Therefore, under this reasonable assumption on the timing (i.e., clock period is long enough for the voltage to settle to the new values after a transition), other parasitic elements can be ignored, so that the energy depends only on the lumped capacitive part. It should be mentioned, however, that the and components cannot be ignored when designing and optimizing related circuits, e.g., in driver and repeater sizing and placement.
Typically, the bus wires are parallel and coplanar [10] , [21] . This implies that the coupling capacitance between nonadjacent wires is negligible compared with the coupling capacitance between adjacent wires or to the self-capacitance between wire and ground [10] , [21] .
The self-capacitance component in Fig. 2 is modeled by , and the coupling capacitance is modeled by where and are the summations of wire-to-ground capacitance and capacitance between wire and , respectively, for all segments from wire length to . This model can be further simplified if the capacitance value for each wire is of the same value and if the capacitance is the same for each pair of adjacent wires.
C. Transition Energy Model Estimation
The energy model can be divided into self-transition energy and coupling-transition energy. Self-transition energy is the energy consumed by the self-capacitance component of wire , while coupling-transition energy is the energy consumed by the coupling-capacitance component between wires and . In order to estimate the overall energy consumption of the bus, we can sum the self-transition energy for all wires and the coupling-transition energy for each pair of adjacent wires as shown in (1) 1) Self-Transition Energy: The self-transition energy consumption of wire during the transition in time interval is shown in Appendix A to be (2) where and are the final and initial voltages at node , respectively [10] , [23] , [28] , [29] .
For the case of four-level signals, there are possible transitions which lead to 16 possible self-transitions. Based on (2), we constructed a 4 4 matrix of energy consumption values for the 16 possible transitions between signal levels, as shown in Table I . For example, a transition from signal level-0 to signal level-3 will consume an energy of . Note that from Table I, the energy consumption  of transitions 3 2, 3 1, and 2 1 are negative. This means that the energy stored in the self-capacitance is transferred back to a supply voltage. This removes a limitation of our previous work [23] which only provided an upper bound estimate for the energy consumption because the simplifying assumption was made that such transitions contributed zero energy.
2) Coupling-Transition Energy: A coupling-transition is defined as a transition on the capacitance in Fig. 2 between two adjacent bus wires. The calculation of the coupling-transition energy consumption between nodes and during the time interval is given in Appendix A and the result is found to be (3) This result can also be obtained by evaluating the general matrix [9, eq. (22)] for a vector of length that is equal to two.
In the case of four-level signals, there are possible combinations of coupling-transitions which lead to 256 energy-consumption values. Based on (3), we can construct a matrix of energy-consumption values similar to Table I but having 256  entries. Table II shows the energy-consumption factor for each possible coupling-transition pair. For example, a transition from signal level-0 to signal level-3 on wire , and a transition from signal level-3 to signal level-0 on wire will consume an energy of . Similar to the case for self-transition energy, the couplingtransition energy consumption may be negative as shown in Table II , which means that the energy stored in the coupling-capacitance is transferred back to a power supply. This removes a limitation of our previous work [6] which only provided an upper bound estimate for the energy consumption because the simplifying assumption was made that such transitions contributed zero energy. 
IV. VERIFICATION OF THE ENERGY MODEL
To determine the correlation between the four-level signaling transition energy models of Tables I and II and the results of circuit simulation, two classes of HSPICE simulations have been performed. First, the two-wire circuit of Fig. 3 has been simulated to individually verify each of the energy values given in Tables I and II. The three parts of the figure show the circuit setup used to measure energy drawn from the power supplies to charge the self-capacitance, the coupling-capacitance, and all capacitance components, respectively. Second, the total transition energy for 1 of 4-PAM traffic over an eight-wire bus has been determined by the model and by simulation. As we will demonstrate in this section, both sets of simulations show very close agreement with the model predictions. All HSPICE simulations were performed on a Sun Blade 1000 workstation with a 900-MHz UltraSPARC III processor.
A 130-nm CMOS technology [24] with a of 1.2 V is used. The intermediate supply voltages of 0.4 and 0.8 V for a four-level signaling scheme are chosen. The interconnect wire is assumed to be on the top metal layer (i.e., a global wire). The resistance, capacitance, and inductance of each wire are determined using the methods in [25] - [27] . The MOSFET driver is modeled as a voltage source with output resistance and internal parasitic capacitance , while the MOSFET receiver is approximated by a capacitance . Capacitances and are by R , coupling capacitance is denoted by C and self-capacitance is denoted by C . Here, C consists of the wire capacitance between the wire and ground, the driver output capacitance, and the receiver input capacitance.
lumped together with the wire-to-ground capacitance to form the self-capacitance of the wire, which is denoted as in Fig. 3 . The value used for , was 10 fF, while the value used for was set according to the wire length used in the simulation, as specified in the following subsections. We assume that the input The mean absolute percentage error is the average of the absolute percentage error over the total number of elements (NE) in the corresponding transition table. ( for the self-transition energy case and for the cases of the coupling-transition energy and total bus energy calculations.) Likewise, the maximum absolute percentage error is taken to be the maximum absolute value over the set of all NE individual error absolute values.
A. Nondependence on Driver Resistance
To verify the independence of the model on the driver resistance , we simulated a range of values from 0 up to 100 times the wire resistance of 315.04 . The wire length was 10 mm and the driver capacitance was set at 0.191 pF. In these simulations, a time step of 10 ps is employed. The energy drawn from the power supplies is compared with the values calculated using (1), (2), and (3). Table IV shows the average and maximum error for self-transition, coupling transition, and total energy consumption. The results show that our model does not depend on the value in any significant way. The average and maximum errors for lower values are slightly higher than for higher values, which can be explained by the larger time steps used in those simulations. A large simulation time step value leads to a coarse power supply current-spike waveform, which affects the energy integration. In addition, the total simulation time increases as the driver resistance increases.
B. Model Accuracy Compared With Distributedand DistributedInterconnect Networks
We further compare the transition energy model to distributedand distributedbus electrical models. The   TABLE IV  AVERAGE ERROR AND MAXIMUM ERROR FOR SELF-TRANSITION,  COUPLING-TRANSITION, AND TOTAL ENERGY AS A FUNCTION  OF DRIVER RESISTANCE purpose of this experiment is to determine how closely our transition energy model estimates the energy consumed by nanometer-technology interconnect as described in Section II. A distributedmodel is usually associated with the lower metal layer wires in which the component is dominant, while the distributedmodel is used for wide top-level global wires where the component is significant. For the distributedcircuit, the inductive coupling coefficient is evaluated using [27, eq. (3), p. 33].
It has been shown that as the number of segments increases, the distributed model becomes more accurate [28] . In this experiment, we used 100 segments for both distributed models in place of the capacitance network of Fig. 3(c) . We fixed the value to be 31.504 and chose the simulation time step to be 10 ps. The value used for the driver capacitance, , was linearly scaled between 0.0191 pF (for a wire length of 1 mm) and 0.191 pF (for a wire length of 10 mm). Table V shows the mean absolute error and the maximum absolute error for the total energy consumption as a function of the wire length. As can be observed, the proposed transition energy model matches very well with the HSPICE simulation data for both the distributedand distributedbus models. The total energy measured using the all-capacitive network of Fig. 3(c) is also included as a baseline. Moreover, these results confirm that the energy consumed by the complex coupled distributedcircuit is equivalent to the energy consumed by the capacitance provided that sufficient time is allowed for the final voltages to reach their steady-state conditions.
C. Model Accuracy on an Eight-Wire Bus
To further validate the model, we constructed a 1 mm long eight-wire bus modeled as coupled capacitive, coupled distributed-, and coupled distributednetworks. For the distributednetwork, the HSPICE simulations include the effects of inductive coupling to nonadjacent wires (up to four wires) to capture the far-field inductive coupling effect. We used four wires to provide a concrete example; however, inductive coupling effects may exist beyond the range of four wires. The bus clock frequency is assumed to be 1 GHz with a slew rate of 100 ps. In this scenario, the voltage at every node along the wire reaches its steady-state value during the clock period. The value used for the driver capacitance was 0.0191 pF. We randomly generated 1000 time slots of multilevel bus data, which corresponds to 1 of bus traffic, and measured the total energy drawn from the power supplies. In this experiment, our model accurately estimates the total transition energy for 1 of bus traffic to be within 1% of the values given by HSPICE. Specifically, the absolute value of the error measurement (4) is found to be 0.88%, 0.21%, and 0.23% for the capacitive, distributedand distributednetworks, respectively.
V. COMPARATIVE BUS POWER ANALYSIS
We can express the average dynamic power consumption of an -wire bus as in (5) where is the activity factor for the self-transition on a wire from level to , is the coupling-transition activity factor when one wire transitions from level to and the adjacent line switches from level to , and where is the bus clock frequency.
A. Application Example
We consider three types of data buses: 1) -bit bus employing binary signals; 2) -wire bus employing 4-PAM signals; and 3) -wire bus employing 4-PAM signals. We assume that all three buses use the same wire width, and all three buses use the same wire spacing, so that the values of and are the same for all three buses. Therefore, the first and second buses have the same bus area, while the third bus occupies approximately 50% less bus area than the first two. We also assume that all three buses operate under the same supply voltage, so that the binary bus signal swing is between zero and , while a 4-PAM signal level can be at , , , or zero. In statistical power estimation, the data bus activity is generally characterized as a uniformly distributed independent iden- [10] , [15] , [20] . In this case, the activity factors have the values given in for binary case for 4-PAM case (6) for binary case for 4-PAM case.
By substituting (6) and (7) into (5), we can estimate the average power consumption for each of the buses. For simplicity, we assume that is an even number. To obtain an iso-throughput comparison, we operate the binary bus at , the second bus at , and the third bus at . The resulting average self-and coupling-transition power-consumption values are reported in Table VI . We note that the expressions in the first row of the table for binary signaling match those of [10] . A reduction of 72% in self-transition power is achieved with the two multilevel buses compared with the binary bus. For the coupling-transition power, reductions of 72% and 76% are achieved by second and third buses, respectively, for
. Further reductions in power may also be possible using more complex wire-sizing strategies [6] , [34] .
VI. CONCLUSION
A compact and efficient model for estimating the energy consumption in a multilevel bus has been described. Since the model does not capture timing information, it is not intended to be used for driver-sizing purposes. The accuracy of the model in nanometer technology has been extensively verified using HSPICE. In particular, the model values have been checked for all possible self-transition and coupling transition in a 4-PAM multilevel system. The average and maximum model errors for the total transition energy are found to be within 0.62% and 3.47%, respectively. As predicted by the model, the bus energy consumption has been demonstrated to be independent of the driver resistance. In addition, our simulation results show that the energy consumed by multilevel coupled distributedand distributednetworks is essentially equivalent to the energy consumed by the capacitance-only network when sufficient time is allowed for the transitions to reach their steady-state values.
We also note that the precomputed tables of transition energy factors given in this paper can be used for design purposes, such as developing and evaluating codes [15] , [33] for low-power multilevel bus communication. Finally, a comparative analysis of dynamic power consumption for three types of buses using uniformly distributed IID data has been performed, and the power reduction achieved by employing multilevel signals has been presented.
Future work could involve performing an analysis using transistor-level driver circuits to determine the effects of the devices and their parameter variations.
APPENDIX A Let and be the initial and final voltages at node in Fig. 2 , respectively. The current equation at node is given by (8) for
. For node , the equation is described as (9) while for node , the equation is (10) The energy consumed (or delivered) by the driver of any node n during the transition in time interval is (11) Now, consider a two-wire circuit consisting of two nodes, and . Applying (11) to (9) and (10) gives the energy consumption at nodes and to be (12)
The total energy consumption at those two nodes during the transition is given by the sum of the energy consumption of these two nodes, . Here, we denote the self-transition energy consumption, as the term proportional to and the coupling-transition energy consumption, as the term proportional to . Hence, the expressions for and are
Note that consists of two self-transition contributions, and , at nodes and , respectively.
